CY8CAXI datasheet, CY8CAXI pdf, CY8CAXI data sheet, datasheet, data sheet, pdf, Cypress, PSoC® 3 CY8C38 Programmable. CY8CAXI Cypress Semiconductor Corp | ND DigiKey Electronics Datasheets, CY8C38 Family PSoC Environmental Information, RoHS. Explore the latest datasheets, compare past datasheet revisions, and confirm part CY8CAXI Package Outline: Download PDF.

Author: Tokazahn Zulusar
Country: Reunion
Language: English (Spanish)
Genre: Marketing
Published (Last): 28 November 2014
Pages: 390
PDF File Size: 12.44 Mb
ePub File Size: 14.82 Mb
ISBN: 832-8-50707-270-9
Downloads: 93190
Price: Free* [*Free Regsitration Required]
Uploader: Dairisar

This feature on select devices only.

See Ordering Information 3. Cypress Semiconductor Corporation Document Number: It also contains a separate, very low-power internal low-speed oscillator ILO for the sleep and watchdog timers. The clocks, together with programmable clock dividers, provide The pin must be Pins are Do Not Instruction Set Summary 4.

Arithmetic modes are used for addition, subtraction, multiplication, division, increment, and decrement operations. Program Branching Instructions The supports a set of conditional and unconditional jump instructions that help to modify the program execution flow. This is done with datashee single TD that chains to itself.

CY8CAXI Datasheet(PDF) – Cypress Semiconductor

See Memory Map on page The NVL register map is shown in Table The connection allows read and write accesses to external memories. Only main flash exists in this space. See the Flash Program Memory 5. For the majority of systems, no external crystal is required. This output can be used as a reduced accuracy version of the It also includes two internal 1. The power modes allow a design to easily provide required functionality and processing power while simultaneously minimizing power consumption and maximizing When in active mode, the active configuration template bits control which available resources are enabled In standby mode, most boost functions are disabled, thus reducing power consumption of the boost circuit.

CY8CAXI Cypress Semiconductor Corp, CY8CAXI Datasheet

The converter can be configured to provide low-power, low-current regulation in the standby mode. The external kHz crystal can be used to generate High impedance analog The default reset state with both the output driver and digital input buffer turned off.

This state is recommended for All GPIO pins may be used as analog inputs or outputs. The analog voltage present on the pin must not exceed the Vddio supply voltage to which the GPIO belongs.


The most common peripherals were built and characterized by Cypress and are shown in the PSoC Component Catalog Figure Component Catalog Document Number: PSoC Creator Framework The component catalog is a repository of reusable design elements that select device functionality and customize your PSoC device populated with Software Development Figure Code Editor Anchoring the tool is a modern, highly customizable user interface.

It includes project management and integrated editors for C and assembler source code, as well the design entry tools.

Project build control leverages The main component blocks of the UDB are: These blocks take inputs from the routing array and form registered or combinational sum-of-products logic. PLDs are used to implement state machines, Datapath Module The datapath contains an 8-bit single cycle ALU, with associated compare and condition generation logic.

Independent of the ALU operation, these functions are available: Compare operands include the two accumulators cy8c3866axi-00 the two data registers This promotes a fine granularity with respect to allocating clocking resources to UDB component As almost all embedded systems use some combination of timers, counters, and PWMs.

Four of them have been The DFB cj8c3866axi-040 a dedicated multiplier and accumulator that calculates a bit by bit multiply accumulate in one Analog local buses abus are routing resources located within the analog subsystem and are used to route signals between different analog blocks.

There are eight abus routes in CY8C38, four in the left half abusl [0: The LUT is a two input, one output lookup table that is driven by any one or two of the comparators in the chip. Bandwidth Gain Cy8c386axi-040 1 6. PGA Resistor Settings ref k The IDAC can be configured to source or sink current. This circuit cy83866axi-040 a high bandwidth passive sample network that can sample input signals MHz.

This sampled value is Development Support The CY8C38 family has a rich set of documentation, development tools, and online resources to assist you during your development process.

Active Mode Current vs Temperature Recommended External Components for Datashwet Efficiency vs I OUT 3.


Unless otherwise specified, all charts and graphs show typical xy8c3866axi-040. Delta-sigma ADC Unless otherwise specified, operating conditions are: Parameter Description V Precision reference Unless otherwise specified, operating conditions are: Fixed Specifications Parameter Description Bit rate [44] External Memory Interface Figure Interrupt Controller Table Internal Low-Speed Oscillator Table External Crystal Oscillator Table See the can be used Updated Tstartup parameter in AC Specifications table.


Cypress against all charges. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement Elcodis is a trademark of Elcodis Company Ltd.

All other trademarks are the property of their respective owners. Download datasheet 5Mb Share this page. Copy your embed code and put on your site: Prev Next General Description. The CY8C38 family offers a modern method of signal acquisition, signal. Analog capability spans the range from thermocouples. The CY8C38 family can handle dozens of data acquisition channels and analog inputs on. The CY8C38 family is also a high-performance configurable digital system with some. You can easily create system-level designs using dataeheet rich library of prebuilt.

The CY8C38 family provides. Flash program memory, up to 64 KB,write cycles. Up to 2 KB electrically erasable programmable read-only. High efficiency boost regulator from 0. Any GPIO to any digital or analog peripheral routability. Schmitt-trigger transistor-transistor logic TTL inputs. Up to four bit configurable timer, counter, and PWM blocks. Configurable delta-sigma ADC with 8- to bit resolution.

Up to four uncommitted opamps with mA drive capability. Up to four configurable multifunction analog blocks. Low-power internal oscillator at 1, 33, and kHz.

Page 2 Contents 1. Page 5 It also contains a separate, very low-power internal low-speed oscillator ILO for the sleep and watchdog timers. Page 9 Figure Page 10 Figure Page 12 Instruction Set Summary 4. Page 13 Table Page 14 Table